Abstract-This paper discusses the design, analysis and performance of a low-voltage, highly linear switched-R-MOSFET-C filter. High linearity, even at a low supply voltage, is achieved through the use of duty-cycle-controlled tuning. Tuning MOSFETs are switched completely on while conducting, such that their nonlinear resistance is much smaller than the linear filter resistors, resulting in low distortion. The MOSFETs are also placed inside the filter feedback loop which further reduces distortion. Because tuning is done in the time domain, rather than in the voltage domain, the tuning range is independent of the supply voltage. The filter achieves 77 dB total harmonic distortion (THD) using a 0.6-V supply, and 90 dB THD using a 0.8-V supply, with a 0.6-Vpp differential 2 kHz sine input. The prototype IC, implemented in a 0.18-m CMOS process, occupies an area of 0.7 mm 2 and consumes 1 mW of power from a 0.6-V supply.
I. INTRODUCTION
T HE continuous downscaling of transistor dimensions in CMOS technology has enabled digital IC systems to achieve increasingly higher speed and integration density. An important aspect of this downscaling trend is that supply voltages must be decreased along with transistor dimensions. While digital circuits benefit from supply voltage scaling with lower power dissipation, the design of low-voltage analog circuits that must co-exist with digital circuits poses many difficult challenges.
Analog filters are key building blocks in many systems. Like many other analog circuits, traditional filters are adversely affected by a low supply voltage. One of the most fundamental low-voltage issues in analog design is the reduction in available signal swing. To achieve the same dynamic range as their high-voltage counterparts, low-voltage circuits must achieve better noise and distortion performance. This is difficult because low-voltage operation exacerbates the nonlinearity, leading to more distortion.
Conventional switched-capacitor (SC) filters have difficulty working at low supply voltages because of the floating switch in the signal path. The fundamental limitation of a complementary floating switch in a SC branch occurs when the supply voltage becomes less than or equal to the sum of the absolute values of the pMOS and nMOS threshold voltages. In modern processes this limit is being reached because the threshold voltages are not scaled as aggressively as the supply voltage to avoid excess leakage current. A bootstrapped clock may be used to solve this problem, but it may lead to reliability issues [1] . Continuous-time (CT) filters are also strongly affected by a low supply voltage. One of the most critical issues in integrated CT filters is the corner frequency deviation caused by variations in process, voltage and temperature (PVT). PVT variations in CT integrated filters can cause a corner frequency variation of up to 50%. To suppress this time-constant variation, voltage-controlled tunable elements such as MOS resistors or MOS capacitors are often used. Fig. 1(a) shows the use of a triode MOSFET as a voltage-controlled resistor in a simplified single-ended MOSFET-C integrator. Problems occur when the supply voltage is lowered, because the tuning range of the voltage-controlled elements is lowered as well. The reduction in tuning range for the MOS resistor is illustrated in Fig. 1(b) . A low supply voltage causes the resistance to become highly sensitive to variations in the control voltage and supply voltage. A decrease in supply voltage may also cause a decrease in the linearity of the MOS resistor. If the supply voltage is low enough, the available tuning range may not be enough to compensate for PVT variations.
In order to circumvent these low voltage issues, the switched-R-MOSFET-C (SRMC) filter has been developed. Several previous works have shown the use of variable timing to adjust 0018-9200/$25.00 © 2007 IEEE circuit time-constants [2] - [4] . The SRMC filter architecture [5] uses duty-cycle-based tuning as a means to achieve accurate time-constants, while maintaining high linearity and large tuning range at low supply voltages. This work describes the IC implementation and measurement results of a SRMC filter. Section II describes the SRMC filter architecture, Section III gives details of the circuit design, Section IV discusses modulation effects, Section V investigates noise folding effects, and finally Section VI presents measurement results of the fabricated IC.
II. SYSTEM ARCHITECTURE
The SRMC filter architecture uses the MOSFET as a switch, instead of a voltage controlled resistor as is done in continuous-time filters. This MOSFET switch, with on-resistance , is put in series with a resistor to form an R-MOSFET branch (Fig. 2) . A duty-cycle controlled clock is applied to the MOSFET gate to control the average resistance of the R-MOSFET branch. The average resistance of a duty-cycle controlled R-MOSFET branch is defined as the ratio of applied voltage to the average current which flows through the branch over one clock period. The average resistance is given by (1) where is the duty-cycle of the applied clock and is defined as the ratio of on-time to clock period. Because tuning is done in time rather than in voltage, the tuning range is not compromised by a low supply.
To obtain an ideal SRMC filter, the resistors in a conventional active RC filter are replaced by the switched R-MOSFET branches (Fig. 2) . The same duty-cycle controlled clock is applied to both switches such that the resistances of the R-MOSFET branches are controlled concurrently. By keeping the resistances of the R-MOSFET branches equal, tuning affects only the cutoff frequency of the filter but not the DC gain. The 3-dB cutoff frequency of the first-order SRMC filter is given by (2) Because switches and operate with the same clock and connect to the same node, they can be combined into one switch. The complete first-order SRMC filter structure is shown in Fig. 3 , with MOSFET being the combined switch. An additional switch is added which is driven with a complementary clock . The purpose of this switch is to steer current to ground while is off, such that the current loading through the resistor branches is consistent over both clock phases. This also helps to minimize signal feedthrough while is off. For to work properly despite changes in the duty-cycle of , the complementary clock must have a duty-cycle of . To compensate for process variations, the SRMC filter must have a corner frequency tuning range of at least 50%. By choosing to design the SRMC filter with a nominal 50% dutycycle, a 50% tuning range can be achieved with duty-cycles ranging from 25% to 75%. This choice of nominal duty-cycle maximizes the clock edge spacing over the 50% tuning range. Fig. 4 shows the simulated small signal transfer function of the ideal first-order SRMC filter over the 50% tuning range.
The component values of the SRMC filter can be obtained from a continuous-time active RC filter prototype with the same cutoff frequency. If we choose to keep all capacitor values the same for the active RC prototype and the SRMC filter, then (2) can be used to solve for the required resistor values in the SRMC filter. Using a nominal duty-cycle of 50% or , the SRMC filter resistors are found to be half that of the continuous-time active RC filter prototype resistors.
The SRMC filter shown operates as a filtered track-and-hold stage. By adjusting the ratio of track to hold time using the variable duty-cycle clock, the effective branch resistance and therefore the RC time-constant of the filter can be changed. The time-constant can be obtained from (2) as (3) Fig . 5 shows the simulated step response of the ideal firstorder SRMC filter with different duty-cycles and clock frequencies. The time-constant variation over duty-cycle predicted by (3) is apparent from the figure. 100% duty-cycle corresponds to the case where the switch is always conducting. This is the smallest time-constant the filter can achieve over its tuning range. The 25% duty-cycle case has been plotted with both a low-frequency and a high-frequency clock. By observing the two 25% duty-cycle curves, it can be seen that the time-constant is independent of the clock frequency. Though the curves alternate between track and hold at different frequencies, their trajectories are the same. High frequency modulation effects caused by switching will be discussed in Section IV.
The SRMC structure allows the circuit to operate with high linearity. Hold transistor is switched completely on while it is conducting, such that its nonlinear on-resistance is much smaller than that of the linear branch resistors . Because the branch resistors are in series with the hold transistor , most of the voltage is dropped across the linear resistors. This keeps the distortion contribution of low. Including in the filter feedback loop further reduces its distortion and increases the filter linearity [6] . The opamp gain required to reduce distortion to an acceptable level can be determined using feedback distortion analysis [7] .
The SRMC filter is tuned using a master-slave tuning scheme (Fig. 6 ). The slave is the SRMC filter. The master contains an R-MOSFET resistor/capacitor set similar to those used in the SRMC filter. A feedback loop, created using the duty-cycle controlled clock , adjusts the resistance of the R-MOSFET branch in the master such that the R-MOSFET resistor/capacitor time-constant is equal to a reference time-period . This reference time-period is the period of an accurate reference clock . Because the duty-cycle controlled clock is also applied to the slave (SRMC filter), the filter will have time-constants proportional to .
III. CIRCUIT DESIGN

A. Biquad
A second-order Butterworth low-pass filter was designed in a 0.18-m CMOS technology to test the performance of the SRMC structure under low supply voltages. The SRMC filter was implemented in a biquad form shown in Fig. 7 . Also shown are the implemented resistor and capacitor values used to achieve a 135-kHz corner frequency. The biquad is developed using the same methodology as described in Section II for the first-order filter. Additional resistors and have been added to bias the inputs of the differential opamps near ground. This allows the opamps with pMOS input pairs to work with a low supply voltage [8] . It also enables the switching MOSFETs to operate with a low-voltage clock. There are no floating switches in the circuit, and all terminal-to-terminal voltages are smaller than the supply voltage at all times.
The choice of bias resistor values presents a tradeoff between noise and distortion. A lower valued resistor lowers the switching MOSFETs drain and source bias voltages. This provides the switching MOSFETs with a higher overdrive voltage and therefore lowers its distortion. At the same time, a lower valued resistor lowers the feedback factor and increases the opamp noise gain to the output.
Common-mode charge injection from switching transistors is absorbed by the opamp CMFB. Even with differential mismatch between switches, charge injection is suppressed for the same reasons that nonlinearity of the switching transistors is suppressed. The filter feedback loop gain helps reduce charge injection errors and because the voltage drop across the switches is small, signal dependent charge injection is low. The SRMC filter architecture is resistant to charge injection errors from switching transistors, therefore these transistors can be sized large to help increase filter linearity.
B. Filter Opamp
A low-voltage differential opamp was designed using a twostage folded cascode structure (Fig. 8) . Cascoding in the first stage is possible because the available output signal swing is reduced by the gain of the second stage. The second stage gain is approximately 35 dB. The opamp was designed to operate at supply voltages down to 0.6 V. The 0.6-V supply voltage is distributed over the cascode stack such that there is 100 mV across the top pMOS and bottom nMOS transistors, and 200 mV across the middle pMOS and nMOS transistors under DC conditions. The common-mode feedback circuit is a single-stage folded cascode opamp with pMOS inputs. The input pair is biased near ground with a resistive voltage divider made up of and common mode sense resistors . This biasing is similar to that of the main opamp and allows low-voltage operation. The resistors have been chosen such that . For an output common-mode of , . By using resistor ratios to set the output common-mode voltage, the commonmode level is stable over process variations. Fig. 9 shows the master tuning circuit, which is based on time-constant matching [9] . Tuning is performed with a differential structure to suppress charge injection and clock modulation. Considering one side of the differential structure, two branches feed into the input of an integrator. The outer branch is a SC resistor with average resistance , where is the period of clock . The inner branch is an R-MOSFET resistor with average resistance , where is the duty-cycle of clock . Any mismatch between the resistances of these branches causes current to flow into the integrator, which changes the control voltage . The negative feedback loop controls the dutycycle of and adjusts the average resistance of the R-MOSFET branch forcing it to be equal to the average resistance of the SC branch. Once the feedback loop reaches equilibrium, the average resistances of the the branches will be equal. Equating branch average resistances gives (4) Equation (4) shows that the time-constant can be set precisely if an accurate reference clock is used for . and are made up of the same unit elements as the resistors and capacitors used in the filter, and therefore the time-constants between the master and slave will track with process and temperature variation. The time-constants in the filter can be set as accurately as the matching between the master and slave allows. Note that is set to a low voltage ( 100 mV) so there are no floating switches in the circuit.
C. Master Stage
Offset in the integrator causes cutoff frequency tuning error. The filter time-constant in presence of integrator offset is given by (5) where is the filter time-constant with no offset, is the branch bias voltage and is the input referred opamp offset voltage. Opamp offset should be minimized to maintain high tuning accuracy.
If high level of cutoff frequency accuracy is needed, startup digital tuning can be used to reduce the master-slave mismatch to negligible levels [10] . The filter has been allowed 5 bits of digital tuning by implementing the capacitors as binary weighted capacitor arrays.
can be varied manually 50% from its nominal value.
D. Duty-Cycle Clock Generator
The duty-cycle clock generator is shown in Fig. 10 . The control voltage adjusts the charging of the capacitor via a transconductance stage made from transistors to . This transconductance stage uses nMOS and pMOS inputs to provide a large input range such that sufficient current can be provided to the capacitor while operating at low supply voltages. An inverter triggers when the capacitor has been charged to approximately . Depending on the amount of current provided to the capacitor, the time until the inverter triggers can be changed, thereby adjusting the duty-cycle of the output clock. A large grounding transistor discharges the capacitor at the end of each clock cycle. The reset clock applied to this transistor defines the minimum duty-cycle of the output clock . This reset clock is created from using inverter delays. is a 50% duty-cycle off-chip clock. An extra inverter is placed after to provide buffering and to sharpen the clock edges. is followed by a non-overlapping clock generator, based on inverter delays, to provide duty-cycle adjustable complementary clocks and .
Transistor and capacitor sizing in this stage depends on filter switch gate-capacitance loading, clock frequency and minimum required duty-cycle. Filter switch loading is determined by the size of the filter switches, which was discussed in Section III-A. , , and duty-cycle generator must be sized to properly drive the filter switches. The capacitor is then chosen to dominate over the the input parasitics of to provide a predictable capacitance. The value of for the implemented filter is 0.5 pF. The reset transistor and its driving circuitry are sized to provide a proper reset pulse which defines the minimum duty-cycle of the output clock.
to are sized to provide enough current to such that the minimum duty-cycle can be achieved over the input swing of . The minimum clock frequency is determined by anti-aliasing filter requirements which will be discussed in Section IV. The maximum allowable clock frequency is determined by the rise and fall times of the reset clock , such that it is able to turn on the reset transistor at the minimum duty-cycle. If the clock frequency is too high, capacitor will not be discharged properly and the output clocks will saturate to the supplies. The minimum duty-cycle which defines the width of is set by the required tuning range of the filter. The width of can be increased by adding more inverters to the reset pulse generator. In our chip, the duty-cycle generator has been designed for a clock frequency of 128 MHz.
IV. MODULATION EFFECTS
In the SRMC architecture, modulation of the input signal occurs, similar to that which takes place in a mixer. The input is modulated by the clock, and replicas appear at multiples of the clock frequency with a conversion gain determined by the Fourier series components of the clock waveform. The SRMC filter, like a mixer, is a linear periodically time-varying (LPTV) system. The input-output behavior of an LPTV system can be characterized using harmonic transfer functions (HTFs). The Laplace domain input-output relation of an arbitrary LPTV system is given by (6) where are the HTFs of the system, and are the input and output signals of the system, respectively, and , where is the fundamental period of the LPTV system. This section describes the derivation of the HTFs of the SRMC filter. Fig. 11(a) shows the block diagram of the ideal first-order SRMC filter derived from the circuit of Fig. 2 . Switches in the ideal SRMC filter operate in the current domain, by either passing the full current or no current. They can therefore be represented as mixers whose duty-cycle controlled clock has been amplitude normalized to alternate between values of 1 and 0. In the frequency domain the mixing function becomes a convolution, with the normalized clock represented by its Fourier series components. The HTFs of this system can be obtained numerically using a harmonic balance method [11] . Though a numerical analysis provides accurate solutions for the HTFs, more insightful symbolic results can be obtained by making some simplifying observations.
We can simplify the block diagram of Fig. 11(a) by noting that the filter itself can act as both an anti-aliasing filter and a reconstruction filter for the mixer in the feedback path. Any high-frequency signals which are modulated down in frequency have already been attenuated by the filter. At the same time, any low-frequency signals which are modulated up in frequency are attenuated by the subsequent filtering. If we assume that the clock frequency is high compared to the bandwidth of the filter , then the filter provides sufficient attenuation of aliased components and only the baseband signal is passed. Using this assumption, the feedback path mixer can be replaced by a gain block whose value is the DC component of the normalized clock. The DC or average value of the duty-cycle controlled normalized clock is its duty-cycle or . This gain block can be combined with the feedback voltage-to-current conversion of for a total feedback gain of . Further simplification of the block diagram can be achieved by moving the input mixing function to the front of the filter, ahead of the voltage-to-current conversion. By adding a gain of after the input mixer and a gain of after the clock input, the filter structure can be separated into a time-varying mixer followed by a time-invariant duty-cycle controlled filter. This simplified block diagram is shown in Fig. 11(b) . The mixer section mixes the filter input with a clock whose duty-cycle is and whose average value is 1. The mixer therefore has a gain of 1 for non-frequency-translated signals. The filter section has resistance values equal to the average equivalent resistance of a duty-cycle controlled R-MOSFET branch given by (1) .
By removing the time-varying mixer from the filter feedback path, the HTFs of the simplified SRMC filter can be obtained symbolically as (7) where . These symbolic HTFs closely match the numerically calculated HTFs for . Symbolic HTFs can also be obtained using harmonic transfer matrices [12] . This method requires a similar simplification as was made above to simplify the time-varying feedback component. Using (6) and (7), the simplified input-output relation is given as (8) Fig. 11(b) and (8) show that the mixing function occurs before filtering, therefore an anti-aliasing filter is required. Unlike SC filters, the SRMC filter has no opamp/capacitor settling time requirements. The clock frequency can be set arbitrarily high, limited only by the ability of the switching transistors to turn on for a minimum duty-cycle. By making the clock frequency high, the requirements of the anti-aliasing filter are greatly reduced compared to a SC filter. The anti-aliasing filter bandwidth can be much higher than the SRMC filter bandwidth and therefore need not be tuned. The anti-aliasing filter can also be implemented with a low-order filter.
V. NOISE FOLDING
The two dominant noise sources that affect the performance of the filter are resistor noise and opamp noise. Noise from the switching MOSFETs is negligible compared to that of the resistors and opamps, because the on-resistance of the switches is small compared to the filter resistors. Clock phase noise is another noise source that has been measured to cause only minimal noise performance degradation. Clock phase noise will mix with the input signal and appear at the output after filtering. With no input signal, phase noise from the clock has no effect on filter noise performance. When an input signal was applied to the prototype filter, the measured increase in noise was negligible, showing that clock phase noise has a minimal effect on output noise. This section derives the output-referred noise for the dominant noise sources in the first-order SRMC filter. At the end of each derivation, the noise in the SRMC filter is compared to that of a continuous-time (CT) filter.
Thermal noise from the filter resistors can be modeled by white noise voltage sources in series with the resistors as shown in Fig. 12 . Assuming equal valued resistors, both noise sources have the same HTFs to the output. The HTFs of these noise sources are the same as that of the filter, given by (7) . As was shown in Section IV, the filter HTFs can be obtained by modeling the filter as a mixing function followed by a filtering function.
When white noise is mixed with a clock signal, in the frequency domain the noise power spectral density (PSD) is replicated and scaled by the squared value of each of the Fourier series coefficients of the clock. Each of these replicas is considered a noise sideband. Because the noise is white, noise in separate sidebands are uncorrelated and their PSDs simply add [13] . The summation of noise from separate sidebands caused by mixing with a clock signal can be viewed as stacking of the PSDs. Also known as noise folding, this process is depicted in Fig. 13 for a duty-cycle normalized clock with a duty-cycle of 50%. Because the noise is wideband, frequency translation of the noise has little influence on the shape of the PSD at the mixer output. After folding, the noise is then low-pass filtered before appearing at the SRMC filter output. Assuming that the filter bandwidth is much lower than the clock frequency, low-pass filtering removes the cyclostationarity from the noise at the mixer output. The noise at the output of the filter can be considered to be stationary and can be characterized using the time-average PSD.
The time-average output PSD from each noise source can be obtained using the input-output PSD relation, which is analogous to (6) (9) where denotes complex conjugation. This equation relates the output time-average PSD to the input PSD and HTFs [14] . To obtain the output PSD from the resistor thermal noise, we assume that the HTFs are given by (7), and the input resistor thermal noise is modeled as white noise with double-sided PSD . The output timeaverage PSD is therefore given by (10) (11) for (12) This result closely matches simulated data. We can now compare this output-referred resistor noise PSD to that of an equivalent CT filter given by (13) Here, and are the continuous-time resistor and capacitor values, respectively. In Section II, we found that when the filter bandwidth and capacitor values are kept the same between the CT and SRMC filters, the CT filter resistance is given as . The CT filter output PSD can therefore be written as (14) This CT filter output PSD is the same as the SRMC filter output PSD of (12) . This derivation shows that the noise contribution from the filter resistors in the SRMC filter is the same as that of an equivalent CT filter, independent of duty-cycle. A second major contributor of noise is the opamp, which contributes both thermal noise and flicker noise. Flicker noise is low frequency in nature and does not experience noise folding, therefore it can be analyzed using continuous time techniques. For this reason, only thermal noise is analyzed in this section. Thermal noise from the opamp can be modeled as a white noise source at the opamp input, as shown in Fig. 14 
A similar procedure as was used to derive the output-referred resistor noise PSD can be used to find the output-referred opamp noise PSD. The output-referred opamp noise PSD is found to be
Again, this symbolic result closely matches simulated data. We can now compare this output-referred opamp noise PSD to that of an equivalent CT filter given by (17)
Comparing the opamp noise PSD in the SRMC filter to that of the CT filter, we see a duty-cycle dependency in the first term of the numerator of the SRMC filter PSD. For this ideal case, the output noise from the opamp will be slightly higher in the SRMC filter compared to the CT filter. In reality, the finite bandwidth of the opamp will limit the noise folding that occurs. For opamp bandwidths much lower than the clock frequency, the noise contribution from the opamp will be the same in the SRMC filter as in the CT filter. The results given above are therefore a worst-case noise analysis of opamp noise.
To obtain an overall comparison between noise in the SRMC filter and the noise in a CT filter, we define a metric called the noise enhancement factor. The noise enhancement factor is the output noise of the SRMC filter normalized to that of the CT filter. Fig. 15 shows the noise enhancement factor plotted versus duty-cycle for the resistor and opamp noise sources. In the calculation of opamp noise, the PSD has been integrated to the bandwidth of the filter . As shown previously, resistor noise in the SRMC filter is equal to that of an equivalent CT filter, therefore the noise enhancement factor is 1 over all dutycycles. Noise from the opamp is at most 25% higher in the SRMC filter compared to a continuous-time filter at the nominal 50% duty-cycle. 
VI. EXPERIMENTAL RESULTS
The prototype IC was fabricated in a 0.18-m CMOS technology. The die micrograph and layout are shown in Fig. 16 . The active die area is 0.5 1.4 mm . Fig. 17 shows the measured total harmonic distortion (THD) of the filter over an input frequency range of 2 kHz to 100 kHz, for 0.6-V and 0.8-V supply voltages. The input sinusoid was held at 0.6 Vpp differential in both cases. The linearity of the filter is limited by the opamp distortion. Fig. 18 shows the measured and simulated output noise PSDs of the filter. As can be seen, the measured PSD closely matches the simulated PSD. The measured filter response of five chips is shown in Fig. 19 . The measured 3 dB cutoff frequency of 135-kHz has a standard deviation within 5%. In order to demonstrate the full tuning range capability of the filter, the cutoff frequency of one sample was varied by changing the reference clock frequency. The measured filter response over a tuning range of 50% is shown in Fig. 20. Figs. 21 and 22 show the output spectrum at 0.6-V and 0.8-V supplies with a 0.6-Vpp 2-kHz input signal.
The performance summary of the filter is presented in Table I . All dB values given here and in Table I are referred to a 0.6-Vpp differential sinusoid. This prototype achieves 77-dB THD and 64-dB SNR with a 0.6-V supply voltage and 0.6-Vpp differential 2-kHz sine input. With a 0.8-V supply, the THD can be as low as 90 dB. Intermodulation measurements were taken with a center frequency of 5 kHz and an offset of 500 Hz. Noise is integrated from 1 kHz to 200 kHz. The circuit power consumption is 1 mW at 0.6 V and 1.2 mW at 0.8 V. The filter performance was measured with a 128-MHz clock frequency. Clock feedthrough and charge injection were below the noise floor of 130 dB. The measured PSRR is 28 dB over the bandwidth of the filter. The filter can operate down to 0.5-V supply with some performance degradation.
VII. CONCLUSION
The SRMC filter architecture allows highly linear and accurate operation at low supply voltages through the use of duty-cycle-based tuning inside a feedback loop. Because the tuning MOSFET is switched completely on when it is conducting, its nonlinear resistance is much lower than that of the linear filter resistors. Most of the voltage drop occurs across the linear resistors, so that distortion from the tuning MOSFET is suppressed. Including the tuning MOSFET in the filter feedback loop further decreases the distortion. Because tuning is done in the time domain rather than the voltage domain, the tuning range is independent of the supply voltage. The measured performance of the prototype IC fabricated in a 0.18-m CMOS technology confirms the expected advantages of the proposed design techniques. 
